Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)