IEE Colloquium on Processing Issues for VLSI/ASIC Designers