

**12. CAD OF DIGITAL SYSTEMS**  
**Author: Prof. M. Balakrishnan**

**UNITS: 38**

<b>S.No.</b>	<b>Title</b>	<b>CD No.</b>
1.	Introduction to CAD of Digital Systems	269
2.	Introduction (contd.)	270
3.	Modeling in VHDL	271
4.	Structural Description in VHDL	272
5.	Data Flow Modeling in VHDL	273
6.	Sequential Description in VHDL	274
7.	Behavioral Modeling in VHDL	275
8.	Case Study: PARWAN CPU	276
9.	Behavioral Synthesis	277
10.	Scheduling	278
11.	Force-Directed Scheduling	279
12.	Force-Directed Scheduling	280
13.	Resource Allocation	281
14.	Resource Allocation and Binding	282
15.	High Level Synthesis using Integer Linear Programming	283
16.	HLS Using ILP (contd.)	284
17.	Multi port Memory FIFO Synthesis	285
18.	Introduction to Logic Synthesis	286
19.	Logic Minimization: Terminology & \$:Representation	287
20.	Two Level Logic Minimization	288
21.	Two Level Logic Minimization ( Contd.)	289
22.	Espresso: Two Level Logic Minimization (contd.)	290
23.	Multi Level Logic Minimization	291
24.	Multi Level Logic Minimization	292
25.	Control Part Synthesis	293
26.	State Assignment for Single PLA Controllers	294
27.	State Assignment for Multi Level Logic	295
28.	Micro programmed Control Synthesis	296
29.	Microprogramme Optimization	297
30.	Microprogramme Optimization (Contd.)	298
31.	Technology Mapping	299
32.	Introduction to BDD'S	300
33.	FPGA Technology Mapping	301
34.	FPGA Technology Mapping	302
35.	Cell Library Binding	303
36.	Cell Library Binding (contd.)	304
37.	Low Power Design	305
38.	Hardware-Software Codesign	306